

**In the Claims:**

Please amend claims 3, 5, 11, 19, 26, and 32. Also, please amend claims 6, 21, 28, 33, 36-37, and 39-40. The claims are as follows:

1-2. (Canceled)

3. (Currently amended) A method for etching a semiconductor substrate ~~using a germanium hard mask~~, the semiconductor substrate having at least one dielectric layer over a major surface thereof, the method comprising the steps of:

- a) depositing a layer of metallic germanium over the at least one dielectric layer;
- b) patterning the layer of metallic germanium to form the germanium hard mask as a top most layer over the at least one dielectric layer, the patterning step comprising:
  - i) depositing a photo resist layer over the layer of metallic germanium;
  - ii) exposing the photo resist layer to light and developing the exposed photo resist layer to form a photolithography image;
  - iii) etching the layer of metallic germanium through the photolithography image;and
- iv) removing the ~~photo resist layer~~ photolithography image prior to selectively etching the at least one dielectric layer through the germanium hard mask;
- c) selectively etching the at least one dielectric layer through the germanium hard mask with the germanium hard mask as a top most layer to form an opening in the at least one dielectric layer; and

09/599,783

2

- d) selectively etching the semiconductor substrate through the opening in the at least one dielectric layer; and
- e) removing the layer of metallic germanium after performing the step of selectively etching the at least one dielectric layer and before performing the step of selectively etching the semiconductor substrate.
4. (Previously presented) The method as claimed in claim 5, the step of removing the layer of germanium oxide including rinsing the semiconductor substrate in water.
5. (Currently amended) The method as claimed in claim 3, the step of removing the layer of metallic germanium including:
- oxidizing the layer of metallic germanium to form a layer of germanium oxide therefrom;
  - and
  - removing the layer of germanium oxide after performing the step of oxidizing the layer of metallic germanium.
6. (Currently amended) The method as claimed in claim [[3]] 5, wherein the step of oxidizing the layer of metallic germanium[[.]] includes heating the semiconductor substrate at elevated temperature in an environment of ambient oxygen such that the elevated temperature is sufficiently high to oxidize the layer of metallic germanium.

7. (Canceled)

09/599,783

8. (Previously presented) The method as claimed in claim 3, further comprising the step of forming the at least one dielectric layer which includes the steps of:

forming a pad oxide layer having a thickness between approximately 5 nm and approximately 30 nm over the major surface of the semiconductor substrate;  
depositing a nitride layer having a thickness between 50 nm and approximately 300 nm over the pad oxide layer; and  
depositing a mask oxide layer having a thickness between 800 nm and approximately 3,000 nm over the nitride layer.

9-10. (Canceled)

11. (Currently amended) A method for fabricating a semiconductor device, comprising the steps of:

- a) depositing a metallic germanium layer on a dielectric stack, the dielectric stack having a plurality of dielectric layers disposed on a semiconductor substrate;
- b) patterning the metallic germanium layer to form a germanium hard mask as a top most layer over the dielectric stack, the patterning step comprising:
  - i) depositing a photo resist layer over the metallic germanium layer;
  - ii) exposing the photo resist layer to light and developing the exposed photo resist layer to form a photolithography image; and
  - iii) etching the metallic germanium layer through the photolithography image;
- c) removing the ~~photo resist layer~~ photolithography image prior to etching the dielectric

stack through the germanium hard mask;

d) etching the dielectric stack through the germanium hard mask with the germanium hard mask as a top most layer to form a dielectric hard mask over the major surface of the semiconductor substrate;

e) etching the semiconductor substrate through the dielectric hard mask;

f) forming doped regions in the semiconductor substrate; and

g) forming dielectric and conductive structures over the semiconductor substrate; and

h) removing the metallic germanium layer after the step of etching the dielectric stack and before the step of etching the semiconductor substrate, wherein the step of removing the metallic germanium layer includes the steps of:

oxidizing the metallic germanium layer, and

rinsing the semiconductor substrate in water after performing the step of oxidizing

the metallic germanium layer.

12. (Previously presented) The method as claimed in claim 11, wherein the step of depositing a metallic germanium layer includes depositing the metallic germanium layer having a thickness between approximately 40 nm and approximately 500 nm in a chemical vapor deposition process.

13. (Canceled)

14. (Previously presented) The method as claimed in claim 11, further comprising the step of

09/599,783

forming the dielectric stack including the steps of:

forming a pad oxide layer having a thickness between approximately 5 nm and approximately 30 nm on the major surface of the semiconductor substrate;

depositing a nitride layer having a thickness between 50 nm and approximately 300 nm on the pad oxide layer; and

depositing a mask oxide layer having a thickness between 800 nm and approximately 3000 nm on the nitride layer.

15-18. (Canceled)

19. (Currently amended) A method for etching a semiconductor wafer, comprising the steps of:

a) forming a germanium hard mask as a top most layer over the dielectric stack, the dielectric stack having a plurality of dielectric layers disposed on a major surface of the semiconductor wafer, the step of forming a germanium hard mask comprising:

depositing a layer of metallic germanium having a thickness equal to or greater than approximately 40nm over the dielectric stack,

depositing a photo resist layer over the layer of metallic germanium,

exposing the photo resist layer to light and developing the exposed photo resist layer to form a photolithography mask, and

etching the layer of metallic germanium through the photolithography mask;

b) removing the photo-resist layer photolithography image prior to etching the dielectric stack through the germanium hard mask;

c) etching the dielectric stack through the germanium hard mask to form a dielectric hard mask over the major surface of the semiconductor wafer; and  
d) etching the semiconductor wafer through the dielectric hard mask; and  
e) removing the germanium hard mask after etching the dielectric stack and before etching the semiconductor wafer, wherein the step of removing the germanium hard mask includes the steps of:

oxidizing the layer of metallic germanium to convert the layer of metallic germanium into a layer of germanium oxide, and

removing the layer of germanium oxide after performing the step of oxidizing the layer of metallic germanium.

20. (Previously presented) The method as claimed in claim 19, wherein the step of removing the layer of germanium oxide includes rinsing the semiconductor wafer in water.

21. (Currently amended) The method as claimed in claim 19, wherein the step of oxidizing the layer of metallic germanium[.] includes heating the semiconductor substrate at elevated temperature in an environment of ambient oxygen such that the elevated temperature is sufficiently high to oxidize the layer of metallic germanium.

22-25. (Canceled)

26. (Currently amended) A method for etching a semiconductor substrate having at least one

dielectric layer over a major surface thereof, the method comprising the steps of:

- a) depositing a layer of germanium over the at least one dielectric layer;
- b) depositing a photo resist layer over the layer of germanium;
- c) exposing the photo resist layer to light and developing the exposed photo resist layer to form a photolithography image;
- d) etching the layer of germanium through the photolithography image to form a germanium hard mask over the at least one dielectric layer;
- e) removing the photo resist layer from over the germanium hard mask;
- f) patterning the at least one dielectric layer through the germanium hard mask to form a dielectric hard mask over the semiconductor substrate; and
- g) selectively etching the semiconductor substrate through the dielectric hard mask; and
- h) removing the germanium hard mask, comprising the steps of: oxidizing the layer of germanium to form a layer of germanium oxide therefrom, and removing the layer of germanium oxide after performing the step of oxidizing the layer of metallic germanium.

27. (Original) The method as claimed in claim 26, wherein removing the layer of germanium oxide comprises rinsing the semiconductor substrate in water.

28. (Currently amended) The method as claimed in claim 26, wherein oxidizing the layer of germanium includes heating the semiconductor substrate at elevated temperature in an environment of ambient oxygen such that the elevated temperature is sufficiently high to oxidize the layer of metallic germanium.

29. (Canceled)

30. (Previously presented) The method as claimed in claim 26, further comprising forming the at least one dielectric layer by:

forming a pad oxide layer having a thickness between approximately 5 nm and approximately 30 nm over the major surface of the semiconductor substrate;

depositing a nitride layer having a thickness between 50 nm and approximately 300 nm over the pad oxide layer; and

depositing a mask oxide layer having a thickness between 800 nm and approximately 3,000 nm over the nitride layer.

31. (Canceled)

32. (Currently amended) A method for etching a semiconductor substrate having at least one dielectric layer over a major surface thereof, the method comprising the steps of:

a) depositing a layer of germanium over the at least one dielectric layer;

b) patterning the layer of germanium to form a germanium hard mask, the step further

comprising:

i) depositing a photo resist layer over the layer of germanium;

ii) exposing the photo resist layer to light and developing the exposed photo resist layer to form a photolithography image;

iii) etching the layer of germanium through the photolithography image; and



- iv) removing the ~~photo-resist layer~~ photolithography image prior to selectively etching the at least one dielectric layer through the germanium hard mask;
- c) patterning the at least one dielectric layer through the germanium hard mask using a process selective to germanium to form an opening in the at least one dielectric layer; and
- d) selectively etching the semiconductor substrate through the opening in the at least one dielectric layer.

33. (Currently amended) The method as claimed in claim 3, wherein oxidizing the layer of metallic germanium, includes oxidizing the layer of metallic germanium in an anodic oxidation process having a time duration, and wherein the anodic oxidation process comprises: heating the semiconductor wafer at an elevated temperature in an environment of ambient oxygen such that the elevated temperature is sufficiently high to oxidize the layer of metallic germanium; and applying an electric bias to the layer of metallic germanium.

34. (Previously presented) The method as claimed in claim 33, wherein the time duration depends on the thickness of the layer of metallic germanium, the applied electric bias, and the elevated temperature.

35. (Previously presented) The method as claimed in claim 3, wherein the at least one dielectric layer comprises a plurality of dielectric layers.

36. (Currently amended) The method as claimed in claim 11, wherein oxidizing the metallic

germanium[.] layer includes heating the semiconductor substrate at elevated temperature in an environment of ambient oxygen such that the elevated temperature is sufficiently high to oxidize the layer of metallic germanium.

37. (Currently amended) The method as claimed in claim 11, wherein oxidizing the metallic germanium[.] layer includes oxidizing the metallic germanium layer in an anodic oxidation process having a time duration, and wherein the anodic oxidation process comprises: heating the semiconductor substrate at an elevated temperature in an environment of ambient oxygen such that the elevated temperature is sufficiently high to oxidize the layer of metallic germanium; and applying an electric bias to the metallic germanium layer.

38. (Previously presented) The method as claimed in claim 37, wherein the time duration depends on the thickness of the metallic germanium layer, the applied electric bias, and the elevated temperature.

39. (Currently amended) The method as claimed in claim 19, wherein oxidizing the layer of metallic germanium. includes oxidizing the layer of metallic germanium in an anodic oxidation process having a time duration, and wherein the anodic oxidation process comprises: heating the semiconductor wafer at an elevated temperature in an environment of ambient oxygen such that the elevated temperature is sufficiently high to oxidize the layer of metallic germanium; and applying an electric bias to the layer of metallic germanium.

40. (Currently amended) The method as claimed in claim 26, wherein oxidizing the layer of germanium, includes oxidizing the layer of germanium in an anodic oxidation process having a time duration, and wherein the anodic oxidation process comprises: heating the semiconductor substrate at an elevated temperature in an environment of ambient oxygen such that the elevated temperature is sufficiently high to oxidize the layer of metallic germanium; and applying an electric bias to the layer of germanium.

41. (Previously presented) The method as claimed in claim 40, wherein the time duration depends on the thickness of the layer of germanium, the applied electric bias, and the elevated temperature.

42. (Previously presented) The method as claimed in claim 26, wherein the at least one dielectric layer comprises a plurality of dielectric layers.

43. (Previously presented) The method as claimed in claim 32, wherein the at least one dielectric layer comprises a plurality of dielectric layers.